## **iJC** Series

## **RELIABILITY DATA**

信頼性データ

Qualification Report Summary for: iJC12100A006V-003-R	Samples	Failures	Notes
/isual Inspection			
nspect for quality and workmanship	70	0	
Dimension check			
nspect physical dimensions against mechanical requirements	5	0	
nitial characterization			
Measurements of all applicable tests of manufacturing test requirements.	70	0	
HALT Low Temperature Limits Test - IPC9592A D.1.1.1			
ecrease temperature until UUT is out of regulation	3		2)
ALT High Temperature Limits Test - IPC9592A D.1.1.2			
crease temperature until UUT is out of regulation	3		2)
IALT Input Voltage Test - IPC9592A D.1.1.5			
ncrease input voltage until UUT is out of regulation. This test is performed at both low	_		-
emperature -55°C (found in D.1.1.1) and high temperature 75°C (found in D.1.1.2)	3		2)
IALT Output Load Test - IPC9592A D.1.1.6			
crease output load until UUT is out of regulation at high temperature 70°C (found in			2)
I.1.1.2)	3		2)
IALT Combined Stress Test - IPC9592A D.1.1.7			
perate the device while combining the environmental effects of random vibration and apid thermal cycling along with input voltage and output load transients.	3		2) 4)
emperature Humidity Bias (THB) - IPC9592A 5.2.4.1	<u> </u>		2)4)
amples are preconditioned for 168 hours at 85°C/85%RH and two reflows. Samples			
re exposed to 85% relative humidity at a temperature of 85°C. Input voltage is at high			
ne (14V) and minumum output load. Output voltage is measured every minute.			
1000 hours	30	0	
ife Test - High Temperature Operating Bias (HTOB) - IPC9592A 5.2.5			
Samples are preconditioned for 168 hours at 85°C/85%RH and two reflows. UUT's are			
oaded at 95% of full load. Ambient temperature is set stabilize the "hot spot" Tref point			
at approximately 95°C±5°C			
1000 hours	20	0	
1000 hours	10	0	3)
Temperature Cycling Test (TCT) - IPC9592A 5.2.6 <sup>2</sup>			
Samples are preconditioned for 168 hours at 85°C/85%RH and two reflows. Samples			
exposed in an air-to-air thermal shock chamber between temperatures of: -40 to 125°C			
at a ramp rate of approximately 60°C per minute. Dwell time at each extreme is 15			
ninutes.			
After approximately every 100 cycles, all parts are visually check and tested with the			
ull complement of tests including, but not limited to efficiency, Ripple, Line regulation,			
and Load regulation	34	0	1)
700 thermal cycles	34	U	1)
Power and Temperature Cycle (PTC) - IPC9592A 5.2.7 Samples are preconditioned for 168 hours at 85°C/85%RH and two reflows. Samples			
exposed to a combined power thermal cycling at 50 amps output load. The			
chamber/reference temperature range is approximately -40°C to 98°C. The dwell time			
at each temperature is approximately 18 minutes.			
The thermal ramp rate is approximately 15°C to 25°C per minute. Each line cycle is			
ow line (10.5V), nominal line (12V), high line (14V) 60 seconds each and line off 60			
econds.			
100 thermal cycles	3	0	
Shock Operating1 <sup>1</sup>			
Inpowered, 50G half sine 6ms, three axis	2	0	
Votes	_	_	AR
) All 34 modules survived over 1000 temperature cycles			-11-4
) HALT tests do not have pass/fail criteria. Conditions are increased until unit fails but n	nust be		
peyond specifications.			
N D			
Due to oven capacity, we can only process 20 units at a time in life test.		ı	
S) Due to oven capacity, we can only process 20 units at a time in life test. CST survive vibration to 45 Grms. Well above require 10Grms. Shipping container test is scheduled.			

- Full functional pre and post test in lieu of operating test
   Test dwell time customized to package