

# TDK Component Library for Cadence<sup>®</sup> Allegro<sup>®</sup> /OrCAD<sup>®</sup> PCB SI

ver. 2015.07

TDK Corporation Electronic Components Business Company Products & Application Collaboration Dept.

Oct. 02, 2023



### < Applicable condition >

The data in this library is obtained under the condition of 25°C, no DC bias, and small signal operation. Proper result might not be obtained if your condition is different from the above one.

### < Terms and conditions regarding TDK Simulation Models >

- (1) This simulation model is being provided solely for informational purposes. Please refer to the specifications of the products in terms of detailed characteristics of such products.
- (2) In no event shall TDK Corporation of any of its subsidiaries be liable for any loss or damage arising, directly or indirectly, from any information contained in this simulation model, including, but not limited to loss or damages arising from any inaccuracies, omissions or errors in connection with such information.
- (3) Any and all copyrights on this simulation model are owned by TDK Corporation. Duplication or redistribution of this simulation model without prior written permission from TDK Corporation is prohibited.
- (4) This simulation model is subject to any modification or change without any prior notice.
- (5) Neither TDK Corporation nor any of its subsidiaries shall make any warranty, express or implied, including but not limited to the correctness, implied warranties of merchantability and fitness for a particular purpose with respect to this simulation models.
- (6) The use of this simulation model shall be deemed to have consented to the terms and conditions hereof.

\* Cadence , Allegro , and OrCAD are registered trademarks of Cadence Design Systems, Inc.

### < Feature of this library >

The actual property of components can be taken into your circuit simulation because equivalent circuit model that considers inner structure of a part and material property is used.

#### < Contents in this document >

This document is described assuming the following environment.

OS: Windows 7 Allegro PCB SI 16.6

On different OS or Allegro versions, screen display and/or operation procedure may not correspond to the contents of this document. Please acknowledge it beforehand.

### < Inquiries about Cadence<sup>®</sup> Allegro<sup>®</sup> /OrCAD<sup>®</sup>PCB SI >

Cadence Design Systems, Inc. : <u>https://www.cadence.com/en\_US/home/company/contact-us.html</u>

### < Files included in this library >

This library consists from the following files;

- •tdk\_chip\_beads.dml: equivalent circuit model data for chip beads
- •tdk\_common\_mode\_filters.dml: equivalent circuit model data for common mode filters
- •tdk\_3\_terminal\_filters.dml: equivalent circuit model data for 3-terminal filters
- •tdk\_3\_terminal\_feed\_through\_multilayer\_ceramic\_capacitors.dml: equivalent circuit model data for 3-terminal feedthrough MLCCs
- •tdk\_pulse\_transformers.dml: equivalent circuit model data for pulse transformers

#### < Caution >

Please make sure that the models for common mode filters(tdk\_common\_mode\_filters.dml) and pulse transformers(tdk\_pulse\_transformers.dml) are used with SPB16.6 S029 or later.



### < Unzip the install file >

1)Unzip the zip-formatted install file (e.g. tdk\_library\_for\_allegrosi\_v201507.zip) and save it at an arbitrary directory.

### < Registration of the library folder >

1)In SigXplorer, select Model Browser... form Analyze menu, then SI Model Browser window opens.

2)Click the Set Search Path, then Set Model Search Path window opens.

3)Click the Add Directoy... and select the unzipped library folder.

4)After the registration, available model name will be shown in SI Model Browser window.



#### 3) click Add Directory.... button to register the library folder

#### 4)names of available model are shown

HSPICE Models	SPECTRE Models INL Models		
DML Models	IBIS Models SPICE Models		
Library Filter	All Device Libraries		
Model Type Filter	Any		
Model Name Pattern	*		
Model Name	Model Type		
1 4Pont	ESpiceDevice		
2 ACF321825_101_T	ESpiceDevice		
4 ACF321825 103 T	ESpiceDevice		
5 ACF321825_151_T	ESpiceDevice		
7 ACF321825_220_1	ESpiceDevice		
8 ACF321825_222_T	ESpiceDevice		
9 ACF321825_223_T	EspiceDevice		
1 ACF321825_331_T	ESpiceDevice		
1 ACF321825_470_T	ESpiceDevice		
1 ACF321825_472_T	ESpiceDevice		
1 ACF321825_680_T	ESpiceDevice		
1 ACF451832_101_T	ESpiceDevice		
1 ACF451832_102_T	ESpiceDevice		
4 21 #251832 1113 1	III FORICEIREVICE		
T i hannar :	Tibuany Ment		
Hanking Tiburun, dani	Library nga		
Add -> Delete	ces.ami Edit Select Model Editor		

1)Analyze>Model Browser...

### < Placement of a model >

1)Right click on the schematic and select Add Element..., then Add Element Browser will open. Select the model to be placed and put it on the schematic.

2)Please refer to the next page regarding pin assignment of the model.

#### 1)Right click>Add Element...



#### 2) Select the model



#### **3)** Place the model on the schematic







### < Pin Assignment >

Pin assignments for each simulation model are listed below.

category	series	pin name	symbol
chip beads	MMZ MPZ HFxxACC	n1 $n2$ n2	
3-terminal filters	ACH YFF	$n1 \underbrace{00}_{n2} \underbrace{00}_{n3} \\ n2 \\ n1 \underbrace{0}_{n2} \\ n2 \\$	n1 n3
3-terminal feedthrough MLCCs	CKD		



### < Pin Assignment >

Pin assignments for each simulation model are listed below.

category	type	pin name	symbol
common mode filters	2-line type	$n1 \xrightarrow{0} n4$ $n2 \xrightarrow{0} n3$	
common mode filters(array type)	4-line type	$ \begin{array}{c} n1 & & & n8 \\ n2 & & & n7 \\ n3 & & & & n6 \\ n4 & & & & n5 \\ \end{array} $	n1 $n8n2$ $n7m2$ $m2$ $n7m2$ $m2$ $n7m2$ $m2$ $m2$ $m2$ $m2$ $m2$ $m2$ $m2$

#### < Caution >

Please make sure that the models for common mode filters(tdk\_common\_mode\_filters.dml) are used with SPB16.6 S029 or later.



### < Pin Assignment >

Pin assignments for each simulation model are listed below.

category	series	pin name	symbol
pulse transformers	ALT	$ \begin{array}{c} n1 & & n5 \\ n6 & & & n3 \\ n2 & & & n4 \end{array} $	n1 $n5$ $n5$ $n3$ $n3$ $n3$ $n3$ $n4$ $n4$

#### < Caution >

Please make sure that the models for pulse transformers(tdk\_pulse\_transformers.dml) are used with SPB16.6 S029 or later.



#### < Comparison between equivalent circuit models and measured data >

Comparison between the equivalent circuit models and measured data are shown in the following. Since the equivalent circuit models well match to measured results as shown in the following pages, simulation result that matches to actual property can be obtained.

### Chip Bead "MMZ0603D800CT000"



### 3-Terminal Filter "ACH32C-101-T001"



## 3-Terminal Feedthrough MLCC "CKD710JB0G105S030EA"



### Common-Mode Filter "ACM2012-900-2P"



#### < Caution >

Please make sure that the models for common mode filters(tdk\_common\_mode\_filters.dml) are used with SPB16.6 S029 or later.

### Pulse Transformer "ALT3232M-151-T001"



#### < Caution >

Please make sure that the models for pulse transformers(tdk\_pulse\_transformers.dml) are used with SPB16.6 S029 or later.

